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 Two quasi-Z-source DC-DC converters (q-ZSCs) with buck-boost converter 
gain were recently proposed. The converters have advantages of continuous 
gain curve, higher gain magnitude and buck-boost operation at efficient duty 
ratio range when compared with existing q-ZSCs. Accurate dynamic models 
of these converters are needed for global and detailed overview by 
understanding their operation limits and effects of components sizes. 
A dynamic model of one of these converters is proposed here by first deriving 
the gain equation, state equations and state space model. A generalized small 
signal model was also derived before localizing it to this topology. The transfer 
functions (TF) were all derived, the poles and zeros analyzed with the 
boundaries for stable operations presented and discussed. Some of the findings 
include existence of right-hand plane (RHP) zero in the duty ratio to output 
capacitor voltage TF. This is common to the Z-source and quasi-Z-source 
topologies and implies control limitations. Parasitic resistances of the 
capacitors and inductors affect the nature and positions of the poles and zeros. 
It was also found and verified that rather than symmetric components, use of 
carefully selected smaller asymmetric components L1 and C1 produces less 
parasitic voltage drop, higher output voltage and current under the same 
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Impedance source converters (ZSC/ISC) couple converter’s main circuit to its power source [1]. 
They provide additional features not obtained in prior current fed or voltage fed converters such as dead or 
overlap time in addition to their advantages [2].  
Applicability of Z-source concept to ac-ac [3]–[5],  ac-dc [6], dc-ac [7]–[12] and dc-dc [13], [14], [23], 
[15]–[22] power conversion generated a lot of interest and research resulting in the development of variant and 
new topologies [24]. First application of ZSC was the ZSI for fuel cell application [1] then drives [4]. 
Reference [25] proposed a modified impedance source converter (ZSC) called quasi-ZSC (q-ZSC) 
shown in Figure 1 by swapping the positions of switches and inductors to solve problems like discontinuous 
input current, high capacitor voltage requirement for the voltage fed ZSCs and high inductor current requirement 
for current fed ZSCs. Most of early ZSC and q-ZSCs [4], [26], [35]–[40], [27]–[34] focused on inverter 
applications except [5] on ac-ac converter and [6] on rectifiers. Reference [13] extended ZSC and 
q-ZSC concept to DC-DC applications by proposing four non-isolated DC-DC ZSC and q-ZSC topologies each, 
then [20], [22] proposed isolated DC-DC ZSCs after which several other isolated and non-isolated DC-DC 
converter topologies have been proposed. 
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The major difference between impedance source dc-ac (inverters) and DC-DC converters lies on how 
the output is taken. For inverters, it is taken across a switch while for the DC-DC converter, they are mostly 
taken across a capacitor [13] as shown in Figure 1 (b) and (c), although [15], [16], [18], [19], [21]–[23] took the 
output across a switch albeit with additional components in what is called PWM DC-DC impedance source 
converters. Reference [15] analysed the steady-state performance of such converters in continuous conduction 
mode (CCM). 
References [29], [41]–[45] applied state space averaging [46] and Taylor’s series expansion and derived 
the small signal analysis to investigate the dynamic characteristics of different ISI topologies. Accurate small 
signal model is needed to obtain a global and detailed overview of system dynamics by understanding system 
limits and components sizes [44]. It is based on the assumption of perturbations around steady-state operating 
point [47]. Small signal perturbations (𝐞. 𝐠.  ?̃?(𝐭), ?̃?𝐠(𝐭), ?̃?𝐠(𝐭)) are applied to the steady state duty ratio (D) and 
input variables (e.g. Vg and Ig) to obtain the small signal model. These perturbations causes the dynamic state 
variables (𝐞. 𝐠.  𝐯𝐂𝟏, 𝐯𝐂𝟐, 𝐢𝐋𝟏 𝐚𝐧𝐝 𝐢𝐋𝟐) to vary (by ?̃?𝐂𝟏, ?̃?𝐂𝟐, ?̃?𝐋𝟏 𝐚𝐧𝐝 ?̃?𝐋𝟐 respectively). 
Use of small signal models to obtain dynamic models for controller design makes them very important. 
They are also used to obtain the transfer functions between state variable and system input by assuming other 
system inputs to be zero [41], [44], [48].  
Interestingly, the existing publications on dynamic models of ISCs [41], [44], [45], [48]–[51] focused 
on inverters. This is mainly due to the fact highlighted by [15] that majority of the literature on ISCs focuses on 
the inverter mode of operation although [52] worked on PWM DC-DC converter. DC-DC ZSC/q-ZSCs are not 
very popular due to common deficiencies like lack of buck-boost capability at the efficient duty ratio range of  
[0.35 to 0.65] [53], discontinuous gain curve and higher components count as compared with the traditional 
buck-boost converter (BBC). 
However, more findings are making ISCs overcome these challenges such as [54], [55] where the gain 
and continuous gain curve of BBC were achieved using non-isolated q-ZSC topologies. These topologies 
produced higher magnitude output voltages and currents than the corresponding buck-boost converters thus 
giving them potential advantages. 
In this paper, the concept of dynamic modelling is extended to the DC-DC q-ZSC. This Extension is 
important because their applicability is increasing while there are no or very few existing dynamic  
models of them. 
The modelling began by first considering an ideal circuit to derive the ideal gain equation. Next, non-
symmetric, real components were considered rather than the simple symmetric or ideal q-ZSC. The use of non-
symmetric components allows identifying the individual effect of each component while non-ideal components 
allow analyzing the effects of the parasitic resistances of the components. 
As common to circuits that change over switching cycle, state space averaging [46] was used to describe 
the circuit. State space averaging requires generating sets of equations, with each representing a switching state 
[47] and then averaged over the switching period.  
ISCs can be controlled with or without shoot-through [34] or open state. This converter was controlled 
without using shoot-through or open states in order to enable fair comparisons with the traditional buck-boost 
converter which is operated using only two switching states (with dead-time) since they have identical  
gain equation. 
Findings from this dynamic modelling show that the parasitic resistances of the capacitors and inductors 
are among the major factors that determine most of the poles and zeros and circuit efficiency as detailed in the 
discussion section.  
 
 
2. CIRCUIT ANALYSIS 
This section is classified into two: gain derivation and state equations derivation. Circuit analysis was 
done using ideal and real circuits for the gain and state equations derivation respectively. The analyses were done 
using two switching modes with respect to S1 while S2 is complementarily switched with respect to S1 giving 
rise to two operation modes shown in Figure 2. The duty ratio of the modes are ′D′ and ′1 − D′ for modes I and 
II respectively. C1, C2, L1 and L2 are capacitors and inductors with currents IC1, IC2, IL1 and IL2, and parasitic 
resistances R1, R2, r1, and r2 respectively while Vg, Ig, RO and IO are input voltage, input current, load resistance 
and load current respectively. 
 
2.1.   Gain Derivation 
For simplicity, the ideal circuit of Figure 1(b) was used to derive the topology’s ideal gain equation by 
assuming parasitic resistances R1, R2 and r1, r2 of the capacitors and inductors of Figure 2 to be negligible. 
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Mode 1: In this mode as shown in Figure 2(b), S1 is ON while S2 is OFF. The duty ratio for this mode is D. 
 
VL1 = VO − VC1 
 
(1) 
VL2 = Vg (2) 
 
Mode II: In this mode, S1 is OFF while S2 is ON as shown in Figure 2(c). The duty ratio for this mode is 
D′ = 1 − D. 
 
VL1 = Vg − VC1 
 
(3) 
VL2 = VO (4) 
 
Applying Volt-Second-Balance on L1 and L2 yields 
 
V̅L1 = DVO + Vg − VC1 − DVg = 0 
 
(5) 









 (7) Is the ideal steady-state output voltage for this converter. It is the same as the ideal steady state output voltage 
of buck-boost converter where the two switches are switched complimentarily and D is the duty ratio of S1 [55]. 
 
 2.2.   State equations derivation 
The non-ideal circuits of Figure 2 were used to derive the state equations. The circuit’s two operation 
modes are presented in Figure 2(b) and Figure 2(c) and their duty ratios are "D" and "1 − D" for mode I and 
mode II respectively. V̇C1, V̇C2, İC1 and İL2 are the state variables while input voltage (Vg), input current (Ig), and 
output current (IO) were chosen as inputs while capacitor voltages VC1 and VC2, input current (Ig) and output 






























































Figure 2. (a) Considered circuit with parasitic resistances (b) Circuit in mode I (c) Circuit in mode II 
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Mode I: In this mode as shown in Figure 2(b), S1 is ON while S2 is OFF. L2 is charged by the input voltage due 
to the resulting parallel connection. The load, C1, L1 and C2 are all isolated from the input voltage. C1 and L1 





























































































































































For the output, VC1, VC2, Ig and VO are considered and the output equations are 
 
VC1 = VC1 
 
(13) 
VC2 = VC2 
 
(14) 
Ig = −IL2 
 
(15) 
VO = IORO (16) 
 
Expressing the output equations in the state space for 𝑌𝑖 = 𝐸𝑖𝑋 + 𝐹𝑖𝑈 where i indicates the mode, i = 1 for mode 
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0 1 0 0
0 0 0 −1

















Mode II: In this mode, S1 is OFF while S2 is ON as shown in Figure 2(c). During this interval, C1 and L1 are 
charged by the input voltage Vg due to the series connection between them while L1 is isolated from the supply. 
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The output equations for mode II are: 
 
VC1 = VC1 (24) 
VC2 = VC2 (25) 
Ig = −IL1 (26) 
VO = IORO (27) 
 








1 0 0 0
0 1 0 0
0 0 −1 0

















The state equations are then averaged and expressed as  
 
Ẋ = AX + BU 
 
(29) 
Y = EX + FU (30) 
 
Where A = ∑ AiDi,
n
i=1 B = ∑ BiDi
n
i=1 , E = ∑ EiDi
n
i=1 , F = ∑ FiDi
n
i=1 , n is the number of switching states 
involved, i = switched state and D is the duty ratio of the switched state. For this circuit, n = 2 since two switching 
states are involved (as in typical buck-boost converter), D1 = D and D2  = D
′ =  1 − D for modes I and II 
respectively. Therefore, A = A1D + A2(1 − D), B = B1D + B2(1 − D), E = E1D + E2(1 − D) and 




































































































































1 0 0 0
0 1 0 0
0 0 −(1 − D) −D

















(31) And (32) are the modelled averaged steady-state equations of the circuit. The choice of VO and IO as output 
and input respectively resulted in the feedforward matrices in (18), (28) and (32) nonzero. If VO is not considered 
as output, all these feedforward matrices will be zero. However, the choice of Ig as both output and input didn’t 
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affect the feedforward matrices nor any input matrix because the system’s steady-state response is independent 
of the input Ig but Vg and IO. This is important in controller design. 
 
 
3. SMALL SIGNAL ANALYSIS 
Small signal perturbations d̃(t), ṽg(t),  ĩg(t) and ĩO (t) are applied to the steady-state duty ratio (D) and 
input variables (Vg, Ig, and IO) respectively to obtain the small signal model. These perturbations cause the 
dynamic state variables vC1, vC2, iL1 and iL2 to vary by ṽC1, ṽC2, ĩL1 and ĩL2 respectively [56]. The relationship 
between a dynamic variable x, its steady state value X and perturbation x̃ is given as 
 
x = X + x̃ (33) 
 
Differentiating (33) with respect to time yields 
 
ẋ = Ẋ + ẋ̃ (34) 
 
Steady-state variables in (29) are substituted with dynamic variables for small signal analysis to yield (35) 
 
ẋ = (A1d + A2(1 − d))x + (B1d + B2(1 − d))u (35) 
 
Substituting (33) and (34) into (35), neglecting products of two small signal perturbations and rearranging 
yields 
 
Ẋ + ẋ̃ = AX + BU + Ax̃ + Bũ + [(A1 − A2)X + (B1 − B2)U]d̃ (36) 
 
(36) Is the generalised large signal state equation for a model. Matching steady state and perturbation terms 
together shows 
 
Ẋ = AX + BU = 0 
 
(37) 
ẋ̃ = Ax̃ + Bũ + [(A1 − A2)X + (B1 − B2)U]d̃ (38) 
 
(37) = 0 because derivative of a constant (steady state) Ẋ = 0. (37) Is the generalised steady state model while 
(38) is generalised small signal model. 
Simplifying (36) further yields 
 
X = −BUA−1 (39) 
 
Similarly, for the steady state output Y = EX + FU, its dynamic signal after small signal analysis is given as 
 
y = Y + ỹ = EX + FU + Ex̃ + Fũ + [(E1 − E2)X + (F1 − F2)U]d̃ (40) 
 
(40) Is the generalized large signal output equation for a model. Matching steady state and perturbation terms 
together shows 
 
Y = EX + FU 
 
(41) 
ỹ = Ex̃ + Fũ + [(E1 − E2)X + (F1 − F2)U]d̃ (42) 
 
(41) Is the generalized steady state output equation while (42) is the generalised small signal equation. 
Substituting (39) into (41) yields 
 
Y = −EBUA−1 + FU 
 
(43) 
Y = (F − EBA−1)U (44) 
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−DĩL1 − (1 − D)ĩL2 − ĩ0 + (IL2 − IL1)d̃
C2














Taking Laplace transform and simplification yields 
 
sC1ṽc1(s) = ĩL1(s) 
 
(49) 
sC2ṽc2(s) = −DĩL1(s) − (1 − D)ĩL2(s) − ĩ0(s) + (IL2 − IL1)d̃(s) 
 
(50) 
(sL1 + R1 + r1)ĩL1(s) = −ṽC1(s) + (1 − D)ṽg(s) + (DR0)ĩ0(s) + (I0R0 − Vg)d̃(s) 
 
(51) 
(sL2 + r2)ĩL2(s) = ĩL2(s) + Dṽg(s) + R0(1 − D)ĩ0(s) + (Vg − I0R0)d̃(s) (52) 
 
Further simplification and substitutions yields 
 
ṽc1(s) =
(1 − D)ṽg(s) + (DR0)ĩ0(s) + (I0R0 − Vg)d̃(s)




ṽc2(s)  = −
s2(L1 + L2) + s(R + r2) +
1
C1







2R0 + R) + L1(R0D
′2 + r2)) + s(R0D














2(L1r2I + L2RI + DL2V − D
′L1V) + s(Rr2I +
L2
C1












SC1(1 − D)ṽg(s) + SC1DR0ĩ0(s) + SC1(I0R0 − Vg)d̃(s)
s2C1L1 + sC1R + 1








where R = R1 + r1 , V = Vg − V0, D
′ = 1 − D and I = IL2 − IL1. 
The small signal equations of the states ṽc1(s) and ṽc2(s) as shown in (53) and (54) are not identical, 
likewise ĩL1(s) and ĩL2(s) as shown in (55) and (56) are also non identical. An explanation to this non-identicality 
is due to the asymmetry of this topology. This asymmetry is explained by the difference in the gain curves 
obtained when taking the output across C1 as done in [13] and when taken across C2 as done in this presentation. 
The gain of the two variant topologies shows that for any given operational parameters, VC1 ≠ VC2 . The models 
presented in [41], [44] have the above-mentioned states to be identical because inverters were considered and 
not DC-DC converter thus the topologies are entirely different. However, the poles of ĩL1(s) and ĩL2(s) are 
contained in the poles of ṼC2(s) thus (55) and (56) could be re-written as  
                ISSN: 2088-8708 




SC1(1 − D)ṽg(s) + SC1DR0ĩ0(s) + SC1(I0R0 − Vg)d̃(s)
(s2C1L1 + sC1R + 1)(sL2 + r2)s
C2
C1







Dṽg(s) + R0(1 − D)ĩ0(s) + (Vg − I0R0)d̃(s)
(s2C1L1 + sC1R + 1)(sL2 + r2)s
C2
C1





3.1.   Transfer functions 
The small signal models presented in (53) to (56) were used to obtain the transfer functions (Ginput̃
statẽ ) 
between state variable and system input. This was done by considering one system input at a time and assuming 
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′L1V) + s(Rr2I +
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4.  ANALYSIS 
The poles and zeros of the transfer functions are discussed in this section. Roots of functions not greater 
than degree 2 are fully discussed while those of degree 3 and 4 are just introduced due to the complexity involved. 
Pole-zero maps have been used to analyse dynamic models of dc-ac ISCs [41], [44], [45], [48], [49], [51], 
analytical method is used here for analyses due to the asymmetry of this topology which resulted in (62) having 
so many variables. 
a. Starting with the first transfer function G
Ṽg
ṼC1, together with Gĩ0
ṼC1  and G
d̃
ṼC1 , they have two poles all negative 
located at s = −
R1+r1
L1
  and s =
−1
C1
. They all have no zero. 
b. G
Ṽg
ṼC2 together with Gĩ0
ṼC2  and G
d̃
ṼC2 , they have four poles all non-positive located at 0,−
r2
L2
























































), or simply L1 ≤
C1
4
R2, it has all real non-positive 




























≱ 0 due to the fact that both C1, L1 and L2 are all 
positive. 
c. GĩO
ṽC2 has three zeros and their locations can be analysed based on the given operating conditions because the 




ṽC2  has three zeros and are given by the roots of the polynomial s3L1L2I + s
2(L1r2I + L2RI + DL2V −
D′L1V) + s(Rr2I +
L2
C1





. Analysing the behaviour of all the possible roots 
of this cubic polynomial analytically is complex and involves so much mathematics beyond the scope of this 
paper because I and V are variables whose values vary for different operating points. This is evident 
as [41], [44] also analysed their quadratic G
?̃?
ṽC1  by considering the parameters of a given circuit under given 
conditions. However, limited cases will be considered such as 





























IL1 = IL2 and Vg = VO, the equation reduces to sDr2 thus the zero exist at origin (s = 0). 
As shown by these two cases, the nature of the zeros varies for different points. An important point to note 
is that right-hand plane (RHP) zero may exist outside the conditions of case II. The existence of this RHP 
zero was also noticed in ZSI and q-ZSI which implies control limitations and high gain instability [41], [44], 
[45], [48], [49] thereby destabilizing the feedback loop. 
e. Gṽg
ĩL1 , GĩO
ĩL1  and G
d̃




































. They all have single zero 
and is located at s = 0. 
f. Gṽg
ĩL2 , GĩO
ĩL2  and G
d̃




From the above analysis, it can be deduced that the transfer functions Gṽg
ṽC1 , GĩO
ṽC1  and G
d̃
ṽC1 derived from the state 
ṽc1(s) and Gṽg
ĩL2 , GĩO
ĩL2  and G
d̃
ĩL2 derived from the state ĩL2(s) are generally stable regardless of parameter values. 
All their poles are negative-real and have no zeros. Smaller L1 and C1 increase the stability of the transfer 
functions Gṽg
ṽC1 , GĩO
ṽC1  and G
d̃
ṽC1  by pushing their poles away from origin. Also, smaller L2 will increase the system 
stability due to Gṽg
ĩL2 , GĩO
ĩL2  and G
d̃
ĩL2  by pushing their poles further away from the origin. Smaller values of L2 
rather than larger values of r2 are preferred because r2 being a parasitic resistance will increase non-ideality such 
as parasitic voltage drop thereby reducing efficiency. 
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The transfer functions Gṽg
ĩL1 , GĩO
ĩL1  and G
d̃
ĩL1 derived from the state ĩL1(s) have marginal gain stability due to zero at 
the origin which implies control limitation [44]. Although all their poles are all negative, oscillations may occur 





due to the existence of a complex conjugate pair, else, the poles are negative and real with a 
smaller value of L1 pushing them further away from the origin. 
It is now clear that the transfer functions Gṽg
ṽC2 , GĩO
ṽC2  and G
d̃
ṽC2 derived from ṽc2(s)  are the most crucial because 
they indicate marginal stability due to the existence of a pole at origin and oscillation may occur if  L1 >
C1
4
𝑅2 due to the existence of complex conjugate pole pair. The zeros of Gṽg
ṽC2are all negative. From all the above 
analysis, it shows that the possibility of positive roots only exists in the zeros of GĩO
ṽC2  and G
d̃
ṽC2  which signifies 
control limitation and high gain instability and also exists in the ZSI and q-ZSI. This shows that the ZSI, q-ZSI 




To verify these findings, operations of two converters were compared by simulating their performance 
on input voltage Vg = 12 V, duty ratio D = 0.63 and 7 Ω load using MATLAB SIMULINK. On one side was a 
converter based on arbitrary symmetric components as 𝐶1 = 𝐶2 = 400 𝜇𝐹, 𝐿1 = 𝐿2 = 500 𝜇𝐻, 𝑅1 = 𝑅2 =
0.03 Ω, 𝑟1 = 𝑟2 = 0.47 Ω while on the other was another converter with carefully selected asymmetric 
components based on the optimization equations derived in (62) by only modifying the optimization capacitor 
and inductor to C1 = 80 μF and L1 = 4 μH as shown in Table 1. The new smaller values of C1 and L1 pushes 




ṼC1  and GĩO
ṼC1 further away on the left hand plane (LHP). 
Although the values of R1 and r1 are proportional to C1 and R1 respectively, and each can influence the 
position, the choice of smaller L1 and C1 are preferred due to the inefficiency associated with parasitic resistances 
and other constraints such as weight and size associated with larger capacitors and inductors. The new values of 
C1 and L1 also ensures that the poles of the TFs of  ṽC2 and ĩL1 are real and non-positive instead of the complex 
pole that existed from C1 = 400 μF and L1 = 500 μH. The response of the two circuits with respect to output 
voltage (VO), output current (IO) and input current (Ig) are presented in Figure 3. Figure 4 (a) shows the ideal 
gain curve of the converter. 
Their operations were also compared using ideal components by neglecting the parasitic resistances 
R1, R2, r1 and r2 for both the optimized and symmetric circuits in order to compare their output voltages with 
the ideal steady state output voltage of (7) and identify the effects of the parasitic resistances as shown in Figure 
4(b) and (c).  
 
 




Vg (V) 12 12 
D 0.63 0.63 
f (KHz) 100 100 
C1 (μF) 400 80 
C2 (μF) 400 400 
L1 (μH) 500 4 
L2 (μH) 500 500 
R1 (Ω) 0.03 0.03 
R2 (Ω) 0.03 0.03 
r1 (Ω) 0.47 0.47 
r2 (Ω) 0.47 0.47 
Load (Ω) 7 7 
 
 
6. RESULTS AND DISCUSSION 
Results of Figure 3 confirm the validity of these equations because the output voltage and output current 
of the optimized circuit are 15.25 V and 2.18 A against 13.15 V and 1.87 A obtained without optimization 
respectively. This is because the optimization capacitor C1 and inductor L1 were selected based on the equations 
derived from this model as discussed in the Analysis and Verification sections rather than symmetry. 
This increase represents a magnitude increase of 16.35 % and 16.58% for the output voltage and output current 
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respectively. The optimized outputs both have ripples of  < 3%. The wave shape of the input current changed 
from the previous pulsating square wave to saw-tooth after the optimization as shown in Figure 3(c). 
Plot of the ideal gain against duty ratio of the converter obtained from (7) is shown in Figure 4(a). 
From (7), the magnitude of the ideal steady-state output voltage for this converter at input voltage (Vg) of 12 V 
and duty ratio (D) of 0.63 is 20.43 V. This is greater than the average output voltages of 15.25 V and 13.15 V 
obtained from simulation results of Figure 3(a) for both the optimized real and the symmetric real circuits 
respectively due to voltage drops across the parasitic resistances. The parasitic voltage drops are dependent on 
the magnitude of the parasitic resistances and the currents flowing in the circuits. This also shows that the 
optimized circuit has less parasitic voltage drop than the symmetric (non-optimized) circuit thus implying higher 
efficiency. This is further verified in Figure 4(b) and (c) where responses of the same circuits without parasitic 
resistances are also presented. The ideal circuits’ steady-state responses in Figure 4(b) shows increased output 
voltages to about 20.43 V and 19.20 V due to the elimination of parasitic voltage drops. This implies that the 
response of the simulated ideal optimized circuit is the same as the ideal analytical output voltage magnitude of 
20.43 V in (69), which is about 6.41 % higher than the 19.20 V for the ideal symmetric circuit. This further 










Figure 3. Simulation results of the same converter but different parameters with the solid blue line 
representing a symmetric circuit and the dashed black line representing a carefully selected (optimized) 










Figure 4. (a) Converter’s ideal gain curve (b) Converter’s transient response for 0>t<0.05s using symmetric-
real, optimized-real, symmetric-ideal and optimized-ideal components (c) Convert’s steady state response 




A dynamic model of a DC-DC q-ZSC with buck-boost converter gain has been presented. 
The modelling considered non-symmetric non-ideal capacitors and inductors. The use of non-ideal components 
was fruitful because it was found that they have a significant effect on the poles and zero positions of most of 
the transfer functions. It was also found that similar to the existing impedance source converters, there may also 
exist right-hand plane (RHP) zero in the duty ratio to output capacitor voltage. It was also found and verified 
that rather than using symmetric components, use of carefully selected smaller asymmetric components produces 
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less parasitic voltage drop, higher output voltage and current under the same conditions. This means better 
performance and efficiency at reduced cost, size and weight because smaller components could be used to 
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